



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/747,194	12/22/2000	Ryoichi Yokoyama		5580

26021 7590 09/09/2002

HOGAN & HARTSON L.L.P.  
500 S. GRAND AVENUE  
SUITE 1900  
LOS ANGELES, CA 90071-2611

EXAMINER

SHAPIRO, LEONID

ART UNIT

PAPER NUMBER

2673

DATE MAILED: 09/09/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

AG

## Office Action Summary

Application No.

09/747,194

Applicant(s)

YOKOYAMA, RYOICHI

Examiner

Leonid Shapiro

Art Unit

2673

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-30 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 December 2000 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

### Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s) \_\_\_\_.
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-840) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4, 5. 6) ☐ Other: \_\_\_\_\_

Art Unit: 2673

***Priority***

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

***Drawings***

2. The drawings are objected to because in Fig. 1, item 11S has different numeral (11s) in description/disclosure on page 15, Lines 5 and 7. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

***Specification***

3. The abstract of the disclosure is objected to because it has references to the item numbers, without referring to the figures numbers. Correction is required. See MPEP § 608.01(b).

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-2, 5-6 rejected under 35 U.S.C. 102(b) as being anticipated by Okumura et al. (US Patent No. 5,945,972), cited by the applicant.

Art Unit: 2673

As to claim 1, Okumura et al. teaches a display apparatus with : a plurality of gate lines provided in one direction of a substrate (See Fig. 2B, items La1, La2..., in description See Col. 12, Lines 52-53); a plurality of drain lines provided in a direction intersecting with gate lines (See Fig. 2B, items Lb1, Lb2..., in description See Col. 12, Lines 52-53); a plurality of display pixels, each of which is selected by a scan signal supplied from corresponding one of plurality of gate lines, and which is supplied with an image signal from corresponding one of plurality of drain lines; wherein each of plurality of display pixels with: a display element (See Fig. 2B, 3, item CEL, in description See Col. 13, Lines 16-24); a storing circuit for storing a digital image signal from corresponding one of plurality of drain lines in response to a scan signal from corresponding one of gate lines (See Fig. 2B, 3, items Lai, Lbj, in description See Col. 13, Lines 39-49); a signal selector for selecting a signal for display based on the digital signal stored at storing circuit and for supplying selected signal to display element (See Fig. 2B, 3, items 125, CEL, in description See Col. 13, Lines 60-67 and Col.14, Lines 1-6, See Fig. 8, 9, items 230a, 230b, 261, 274, 276, in description See Col. 18, Lines 18-21 and 33-36).

As to claim 2, Okumura et al. teaches a display apparatus wherein storing circuit has a predetermined number of storing elements, number corresponding to the number of bits in digital image signal and signal selector selects a signal to be supplied to display element from among predetermined number of signals, number corresponding to the number of bits in digital image signal (See Fig. 4A, item Pij, in description See Col. 15, Lines 13-21).

As to claim 5, Okumura et al. teaches a display apparatus, capable of displaying a still image (See Col. 12, Lines 19-34).

Art Unit: 2673

As to claim 6, Okumura et al. teaches a display apparatus wherein, after still image is written to each of plurality of display pixels as a digital image signal, operation of driving circuits for driving plurality of display pixels are stopped until a new digital image signal is written to the same display pixels (See Fig. 9, items 230a, 230b, 276, in description See Col.18, Lines 37-42).

### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 7 and 8, 18 and 19 rejected under 35 U.S.C. 103(a) as being unpatentable over Okumura et al as aforementioned in claims 1 and 9 in view of Hamada (EP 4144780).

Okumura et al. does not show a liquid crystal capacitor and a pair of electrodes for driving liquid crystal capacitor with individual display electrode for each display pixel and a facing electrode provided and at least one of the signals is an alternating current voltage signal oscillates around the voltage of facing electrode.

Hamada teaches how a reversed-phase a. c. voltage is applied to electrode b (See Fig. 4, items a, b, Vc and Vc', in description See Col.10, Lines 9-15). ). It would have been obvious to one ordinary skill in the art at time of the invention to use alternating current as shown by Hamada in the Okumura et al. apparatus in order to improve the storage capability and the image quality.

6. Claims 3-4, 9-20 rejected under 35 U.S.C. 103(a) as being unpatentable over Okumura et al. as aforementioned in claim 1 in view of Sato et al. and further in view of Yutaka et al. (EP 586155).

As to claims 4, Okumura et al. does not show storing circuit, which stores digital image signal using one or more inverters and a capacitor.

Sato et al. teaches how to use one or more inverters to store a digital image signal (See Fig. 1, items 4, 5, in description See Col. 9, Lines 43-46). Sato et al. does not show a capacitor used to store image data.

Yutaka et al. teaches how to use capacitor to store image data. (See Fig. 10, item Ch, in description See Example 6). It would have been obvious to one ordinary skill in the art at time of the invention to incorporate capacitor of the Yutaka et al display in the Sato et al. apparatus in order to improve the storage capability and the image quality.

As to claims 9, 20, Okumura teaches a display apparatus with : a plurality of gate lines provided in one direction of a substrate (See Fig. 2B, items La1, La2..., in description See Col. 12, Lines 52-53); a plurality of drain lines provided in a direction intersecting with gate lines (See Fig. 2B, items Lb1, Lb2..., in description See Col. 12, Lines 52-53); a plurality of display pixels, each of which is selected by a scan signal supplied from corresponding one of plurality of gate lines, and which is supplied with an image signal from corresponding one of plurality of drain lines; wherein each of plurality of display pixels with: a display element (See Fig. 2B, 3, item CEL, in description See Col. 13, Lines 16-24); a first display circuit having a storing circuit, for storing a digital image signal from corresponding one of plurality of drain lines in

Art Unit: 2673

response to a scan signal from corresponding one of gate lines (See Fig. 2B, 3, items Lai, Lbj, in description See Col. 13, Lines 39-49); a signal selector for selecting a signal for display based on the digital signal stored at storing circuit and for supplying selected signal to display element (See Fig. 2B, 3, items 125, CEL, in description See Col. 13, Lines 60-67 and Col.14, Lines 1-6, See Fig. 8, 9, items 230a, 230b, 261, 274, 276, in description See Col. 18, Lines 18-21 and 33-36).

Okumura does not show a second display circuit having a storage capacitor for storing an analog image signal from corresponding one of drain lines in response to a scan signal from corresponding one of gate lines, wherein the signal stored in storage capacitor is supplied to display element.

Yutaka et al. teaches how to use capacitor to store analog image data. (See Fig. 10, item Ch, in description See Example 6). It would have been obvious to one ordinary skill in the art at time of the invention to replace one of memory circuit in the Okumura et al. apparatus by the holding capacitor as shown by Yutaka et al. in order to improve the storage capability and the image quality.

As to claims 10, Okumura et al. teaches a display circuit selector for selectively supplying an image signal from corresponding one of drain lines in Okumura et al. and Yutaka et al. apparatus (See Fig. 2B, 3, items 125, CEL, in description See Col. 13, Lines 60-67 and Col.14, Lines 1-6, See Fig. 8, 9, items 230a, 230b, 261, 274, 276, in description See Col. 18, Lines 18-21 and 33-36).

As to claims 11, Okumura et al. teaches two memories approach with corresponding one of drain lines is constructed from a line for digital image signals (Memory 1) and a line for

Art Unit: 2673

analog image signals (Memory 2) and first display circuit is connected for line for analog and digital signals and rewrite control line (See Fig. 2A, 2B, 3, items Lcj, Lbj, Sb, Sc, 124, 123, 121a, 121b, in description See 12, Lines 55-67 and Col. 13, Lines 39-46).

As to claims 12, Okumura et al. teaches a data selector for selectively supplying an output signal from first or second display circuit (Memory 1 and 2) to display element (See Fig. 3, items 121a, 121b, 125, Ss, CEL, in description See Col.13, Lines 59-67).

As to claim 13, Okumura et al. teaches a display apparatus wherein storing circuit has a predetermined number of storing elements, number corresponding to the number of bits in digital image signal and signal selector selects a signal to be supplied to display element from among predetermined number of signals, number corresponding to the number of bits in digital image signal (See Fig. 4A, item Pij, in description See Col. 15, Lines 13-21).

As to claim 3,14, Okumura et al. does not show storing circuit stores digital image signal using one or more inverters.

Sato et al. teaches how to use one or more inverters to store a digital image signal (See Fig. 1, items 4, 5, in description See Col. 9, Lines 43-46). ). It would have been obvious to one ordinary skill in the art at time of the invention to replace one of memory circuit in the Okumura et al. apparatus by the memory with one or more inverters as shown by Sato et al. in order to improve the storage capability and the image quality.

As to claims 15, Okumura et al. does not show storing circuit, which stores digital image signal using one or more inverters and a capacitor.



Art Unit: 2673

Sato et al. teaches how to use one or more inverters to store a digital image signal (See Fig. 1, items 4, 5, in description See Col. 9, Lines 43-46). Sato et al. does not show a capacitor used to store image data.

Yutaka et al. teaches how to use capacitor to store image data. (See Fig. 10, item Ch, in description See Example 6). It would have been obvious to one ordinary skill in the art at time of the invention to incorporate capacitor of the Yutaka et al display in the Sato et al. apparatus in order to improve the storage capability and the image quality.

As to claim 16, Okumura et al. teaches a display apparatus, capable of displaying a still image (See Col. 12, Lines 19-34).

As to claim 17, Okumura et al. teaches a display apparatus wherein, after still image is written to each of plurality of display pixels as a digital image signal, operation of driving circuits for driving plurality of display pixels are stopped until a new digital image signal is written to the same display pixels (See Fig. 9, items 230a, 230b, 276, in description See Col.18, Lines 37-42).

### *Conclusion*

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

The Kinoshita et al. (US Patent No. 5,771,031) reference discloses flat-panel display device and driving method of the same.


Art Unit: 2673

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonid Shapiro whose telephone number is 703-305-5661. The examiner can normally be reached on 8 a.m. to 5 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703-305-4938. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9314 for regular communications and 703-872-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-4750.

Is  
September 5, 2002.

  
BIPIN SHALWALA  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600